The SRC architecture is a bridge to the fundamental ESS chipset of the platform topology.
Please paste your debug information report here, that reflects your current configurations…
You will never eliminate the transient noise when changing sample-rates from DSD to PCM… you can minimize the level of the transient. However, you will always be at the mercy of the 1-bit master production.